

Various Incentives (Fiscal support)

(1) Semicon/display ecosystem (Design Linked Incentive) (SCL) → semicon labs

(2) Electronics manufacturing

(3) Allied sectors (Product Linked Incentive)

↑ Each 10 B USD

50% of capex → covered by govt.

Approvals under ISM

OSAT → Outsourced Semiconductor Assembly/Test

ATMP → Assembly, Testing, Marking, and Packaging

↑ Backend

Fab

↳ Inlancia → Tata, PSMC

OSAT → Microcon, kaynes, Tata, Renesas, CDIL

↳ OSAT Sarand Sarand Jagirwad Sarand Assam.

Sicsem, 3dgs

Free EDA Tools. DLI

50% → PDI Product Development Linked Deployment

Chips to startup (C2S) EDA Tools

Skill development Initiative

C2S → hands on project / training professional

New semiconductor
curriculum

LAM Semiversion → IISC, Meity and ISM

Applied Materials → R&D and engineering

India AI → AI talent by supported UGs, PhDs
Future skills

Gases Needed for semicon CO_2, O_2, N_2, H_2 , etc.
Arc. → Linde

Acids Sulphuric, H_2O_2 → Tata chemicals

Materials → Bauxite, Si
→ Hindalco, Nalco
GrACL
Hindalco

Recent Announcements →

(1) Applied Materials

(2) AMD

(3) Microchip

(4) Lam research

(5) Merck / Fujifilm

(6) T E L

ISM 2.0

(1) Semicon Fabs

(5) R&D Fab

(2) OLED

(6) Supp. capital equipment.

(3) Compound Semicond

(7) Gases

(4) Supp for ATMP / OSAT

Issues in current semicon scenario

- (1) Absence of hands on
- (2) No alignment between academia with industry
- (3) Lack of advanced RND infra
- (4) lack of continuous reskilling/upskilling

Workforce skilling area (under AICTE)

- (1) Process engineers
- (2) Device "
- (3) Equipment "
- (4) Quality "
- (5) safety and hazard
- (6) IC Test eng
- (7) IC Packaging "

